

UNITED STATES PATENT APPLICATION

FOR

METHOD AND APPARATUS FOR GATE-LEVEL SIMULATION OF
SYNTHESIZED REGISTER TRANSFER LEVEL DESIGNS WITH SOURCE-
LEVEL DEBUGGING

INVENTORS:

ALAIN RAYNAUD
LUC M. BURGUN

Prepared by:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CALIFORNIA 90025
(503) 684-6200

Attorney Docket No. 02282.P055

EM 542801726 US

"Express Mail" mailing label number

July 31, 1998

Date of Deposit

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

Michelle J. Turner

(Typed or printed name of person mailing paper or fee)


(Signature of person mailing paper or fee)

09127584-073198

METHOD AND APPARATUS FOR GATE-LEVEL SIMULATION OF
SYNTHESIZED REGISTER TRANSFER LEVEL DESIGN WITH SOURCE-
LEVEL DEBUGGING

FIELD OF THE INVENTION

5 This invention relates to the fields of simulation and prototyping when designing integrated circuits. In particular, this invention is drawn to debugging synthesizable code at the register transfer level during gate-level simulation.

BACKGROUND OF THE INVENTION

10 Integrated circuit designers have adopted the use of high-level hardware description languages due in part to the size and complexity of modern integrated circuits. One such description language is Very High Speed Integrated Circuit (VHSIC) Description Language, or VHDL. Further information regarding VHDL may be found in the IEEE Standard VHDL
15 Language Reference Manual (IEEE 1076-1987, IEEE 1076-1993). Another such description language is Verilog. These high level description languages are typically generically referred to as hardware description languages (HDLs).

Synthesis is the process of generating a gate-level netlist from the high-level description languages. Presently, synthesis tools recognize a subset
20 of the high-level description language source code referred to as Register Transfer Level (RTL) source code. Further information regarding RTL source code may be found in the IEEE 1076.6/D1.10 Draft Standard for VHDL Register Transfer Level Synthesis (1997).

The RTL source code can be synthesized into a gate-level netlist. The
25 gate-level netlist can be verified using gate-level simulation. The gate-level simulation can be performed using a software gate-level simulator.

Alternatively, the gate-level simulation may be performed by converting the gate-level netlist into a format suitable for programming an emulator, a hardware accelerator, or a rapid-prototyping system so that the digital circuit description can take an actual operating hardware form.

5 Debugging environments for high-level hardware description languages frequently include a number of functionalities for analyzing and verifying the design when performing simulation. For example, a designer can typically navigate the design hierarchy, view the RTL source code, and set breakpoints on a statement of RTL source code to stop the simulation.

10 Statements are usually identified by their line number in the RTL source code. In addition, the debugging environment often supports viewing and tracing variables and signal values. The RTL simulation environment typically offers such RTL debugging functionalities.

15 RTL simulation is typically performed by using software RTL simulators which provide good flexibility. However, for complex designs, a very large number of test vectors may need to be applied in order to adequately verify the design. This can take a considerable amount of time using software RTL simulation as contrasted with hardware acceleration or emulation starting from a gate-level netlist representation (i.e., "gate-level
20 hardware acceleration," or "gate-level emulation"). Furthermore, it may be useful to perform in-situ verification, which consists of validating the design under test by connecting the emulator or hardware accelerator to the target system environment (where the design is to be inserted after the design is completed)..

09127584-073198

One disadvantage with gate-level simulation, however, is that most of the high-level information from the RTL source code is lost. Without the high-level information, many of the debugging functionalities are unavailable.

5 For example, the designer typically cannot set a breakpoint from the source code during gate-level simulation. Although signals can be analyzed during gate-level simulation, mapping signal values to particular source code lines can be difficult, if not impossible. If the source code is translated into a combinatorial logic netlist, for example, the designer cannot "step" through
10 the source code to trace variable values. Instead, the designer is limited to analyzing the input vector and resulting output vector values. Although the signals at the inputs and outputs of the various gates may be traced or modified, these values are determined concurrently in a combinatorial network and thus such analysis is not readily mappable to the RTL source
15 code.

 A typical design flow will include creating a design at the RTL level, then synthesizing it into a gate-level netlist. Although simulation of this netlist can be performed at greater speeds using emulators or hardware accelerators, the ability to debug the design at the gate level is severely limited
20 in comparison with software RTL simulation.

SUMMARY OF THE INVENTION

Methods of instrumenting synthesizable register transfer level (RTL) source code to enable debugging support akin to high-level language programming environments for gate-level simulation are provided.

5 One method of facilitating gate-level simulation includes the step of generating cross-reference instrumentation data including instrumentation logic indicative of the execution status of at least one synthesizable statement within the RTL source code. A gate-level netlist is synthesized from the RTL source code. Evaluation of the instrumentation logic during simulation of
10 the gate-level netlist enables RTL debugging by indicating the execution status of the cross-referenced synthesizable statement in the RTL source code.

In one embodiment, the gate-level netlist is modified to provide instrumentation signals implementing the instrumentation logic and corresponding to synthesizable statements within the RTL source code. In
15 various embodiments, this may be accomplished by modifying the RTL source code or by generating the modified gate-level netlist during synthesis as if the source code had been modified.

Alternatively, the gate-level netlist is not modified but the instrumentation signals implementing the instrumentation logic are
20 contained in a cross-reference instrumentation database.

In either case, the instrumentation signals indicate the execution status of the corresponding cross-referenced synthesizable statement. The instrumentation signals can be used to facilitate source code analysis, breakpoint debugging, and visual tracing of the source code execution path
25 during gate-level simulation.

09127584-073198
887E20-4852F60

For example, a breakpoint can be set at a selected statement of the source code. A simulation breakpoint is set so that the simulation is halted at a simulation cycle where the value of the instrumentation signals indicate that the statement has become active .

5 With respect to visually tracing the source code during execution, the instrumentation logic is evaluated during gate-level simulation to determine a list of at least one active statement. The active statement is displayed as a highlighted statement.

10 With respect to source code analysis, cross-reference instrumentation data including the instrumentation signals can be used to count the number of times a corresponding statement is executed in the source code. For example, an execution count of the cross-referenced synthesizable statement is incremented when evaluation of the corresponding instrumentation logic indicates that the cross-referenced synthesizable statement is active.

15 Other features and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below.

7

Figure 12 illustrates one method of instrumenting event-sensitive RTL source code.

Figure 13 illustrates the source code of Figure 11 modified in accordance with the instrumentation process of Figure 12.

5 Figure 14 illustrates the gate-level logic synthesized for the instrumented source code of Figure 13.

Figure 15 illustrates Verilog source code for a D flip-flop with asynchronous reset.

10 Figure 16 illustrates the Verilog source code of Figure 15 after instrumentation in accordance with the method of Figure 12.

Figure 17 illustrates a method of instrumenting process activation.

Figure 18 illustrates source code modified in accordance with the method of Figure 17.

Figure 19 illustrates an instrumented "case" statement.

15 Figure 20 illustrates a process for decreasing the logic needed to instrument the source code.

Figure 21 illustrates incorporating instrumentation within the synthesis process.

20 Figure 22 illustrates a method of setting a breakpoint in RTL source code for use during gate-level simulation.

09127504.073198
861E20-1052760

DETAILED DESCRIPTION

Figure 1 illustrates a typical RTL source code synthesis process. HDL code including synthesizable RTL source code (110) serves as input to a synthesis process 120. In one embodiment, the RTL source code 110 is synthesized in step 140 to produce a gate-level design 150. The gate-level design can be used for gate-level simulation as illustrated in step 160.

Typically the gate-level design comprises a hierarchical or flattened gate-level netlist representing the circuit to be simulated. The various signals in a design are referred to as nets. A hierarchical netlist is made of a list of blocks, whereas a flattened netlist comprises only one block. A block contains components and a description of their interconnection using nets. Components can be reduced to combinatorial or sequential logic gates, or they may be hierarchical blocks of lower level.

For example, the component may be a primitive gate denoting a single combinatorial logic function (e.g., AND, NAND, NOR, OR, XOR, NXOR, etc.) or a single storage element such as a flip-flop or latch for sequential logic. One example of a set of primitive gates is found in the generic library GTECH available from Synopsys, Inc. of Mountain View, California.

Alternatively the component may be an application specific integrated circuit (ASIC) library cell which can be represented by a set of primitive gates. One example of an ASIC library is the LCA300K ASIC library developed by LSI Logic, Inc., Milpitas, California.

A component may also be a programmable primitive that represents a set of logic functions and storage. One example of a programmable primitive

is the configurable logic block (CLB) as described in The Programmable Gate Array Handbook, Xilinx Inc., San Jose, 1993.

Another example of a component is a macro block denoting a complex logic function such as memories, counters, shifters, adders, multipliers, etc.

5 Each of these can be further reduced to primitive gates forming combinatorial or sequential logic.

Three major categories of tools are available to the designer to simulate and test the design. Software RTL simulators (such as ModelSim™ from Model Technology, Inc.) typically offer a high-level of abstraction for their
10 debugging environment, but have limited performance in terms of speed and no in-situ capacity. Software gate-level simulators (such as QuickSim™ from Mentor Graphics Corporation) typically offer limited level of abstraction and speed as well as no in-situ capacity. Hardware gate-level simulators (such as Cobalt™ and System Realizer™ from Quickturn Inc., Avatar™ from Ikos,
15 and fast-prototyping systems usually built from FPGAs) typically offer very good performance in terms of speed and in-situ capacity, but a limited debugging environment.

When testing the design described by the HDL source code a designer may choose to simulate and validate the design at the RTL source code level
20 (i.e., RTL simulation). RTL simulation typically permits the designer to set breakpoints in the source code, navigate the design hierarchy, view variables and signals and trace the value of these variables and signals.

When testing complex designs, millions or billions of test vectors may need to be applied in order to adequately test the design. Hardware
25 accelerators or emulators can be used with the gate-level design to test the

09127584.073198
B6T E 20 18522T60

design at a much greater speed than what is typically possible through software simulation (i.e. either software RTL simulation or software gate-level simulation). Unfortunately, the gate-level design generated in step 150 typically includes none of the high-level information available in the RTL source code 110. As a result, features available during RTL simulation such as setting breakpoints or analyzing the source code coverage are not available during gate-level simulation.

Instrumentation is the process of preserving high-level information through the synthesis process. Instrumentation permits simulation of a gate-level netlist at the level of abstraction of RTL simulation by preserving some of the information available at the source code level through the synthesis process.

Figure 2 illustrates one embodiment of the instrumentation process in which instrumentation is integrated with the synthesis process. RTL source code 210 is provided to the synthesis process 220. The synthesis process 120 of Figure 1 has been modified to include an instrumentation step 234. After instrumentation the instrumented code is then synthesized in step 240 as the original RTL source code was in step 140 of Figure 1.

In one embodiment, instrumentation results in generating a modified gate-level design to permit reconstitution of the flow of execution of the original RTL source code during gate-level simulation. Generally instrumentation logic is created for a synthesizable statement in the RTL source code either by modifying the RTL source code or by analyzing the RTL source code during the synthesis process. The instrumentation logic provides an output signal indicative of whether the corresponding synthesizable

09127584-073198

simulation, however, will not be the design actually used for production thus simulation may not verify accurately the behavior of the gate-level design used for production. Furthermore, simulation of modified gate-level design may require more physical resources in hardware than the original design
5 alone if gates have been added in order to implement the instrumentation logic.

Alternatively, the pure cross-reference database technique typically results in greater complexity of instrumentation logic to evaluate during simulation, but does not otherwise affect the original gate-level design. The
10 greater complexity, however, may prevent the use of the hardware triggering circuitry to halt the simulation or to track source code coverage. Thus the pure cross-reference database technique may result in a significantly slower simulation time. Furthermore, since the evaluation may be performed by software, direct verification of the gate-level design in the target system
15 through in-situ verification may not be possible. The instrumentation data including the logic added for instrumentation purposes can be eliminated after testing, however, without disrupting the gate-level design.

In essence the gate-level design modification technique greatly simplifies the analysis and the instrumentation logic required for
20 cross-referencing by modifying the gate-level design to create unique signals and therefore simpler logic to evaluate (i.e., a single signal). The resulting instrumentation logic cross-referenced in the instrumentation data 238 is easily evaluated during simulation. Various embodiments of instrumentation may combine the gate-level design modification technique

or the pure cross-referencing technique in order to trade off simulation speed, density, and verification accuracy.

If the gate-level simulator, hardware accelerator, or emulator (e.g., through the use of a logic analyzer which can be external to the emulator) has the capacity to set breakpoints whenever certain signals reach a given value, then it is possible to implement breakpoints corresponding to RTL simulation breakpoints in the gate-level design. Whenever the user specifies a breakpoint in the RTL source code, the condition can be converted to a comparison with key signals in the gate-level design.

Instrumentation data 238 identifies the RTL source code statements each instrumentation output signal is associated with. Instrumentation data 238 is generated during the instrumentation process of step 234. In one embodiment, the instrumentation data is implemented as gates that can then be simulated by the target-level simulator. By examining the state of each instrumentation output signal during gate-level simulation, the user can determine which portions of RTL source code are being simulated. This in turn permits the designer to determine RTL source code coverage. By tracking the instrumentation signal values for each cycle of execution, the designer can determine how many times each line of the RTL source code has been activated.

The instrumentation data 238 can be used during simulation to ensure every possible state transition has been tested. For example, a Finite State Machine analyzer can determine from the values of the instrumentation output signals whether every possible state transition has been tested.

09127584-073198

The instrumentation data 238 can also be used to enhance the source code display. In one embodiment, the source code is repositioned on the display so as to indicate the execution paths that are active during a current cycle. In another embodiment, the active source code in a given cycle is highlighted to indicate that it is active. This permits the designer to visually see the process flow without having to determine the value of each signal. In one embodiment, the instrumentation data 238 is used to enhance the display of the original RTL source code rather than the source code resulting from instrumentation.

10 An integrated circuit design is typically built by assembling hierarchical blocks. In VHDL, a block corresponds to an entity and architecture. In Verilog, a block corresponds to a module. In both HDLs, a block typically includes a declarative portion and a statement portion. The declarative portion generally includes the list of the ports or connectors.

15 The statement portion describes the block's behavior and is typically where a designer needs help when debugging a design. The statement portion includes concurrent signal assignment statements and sequential statements.

20 Concurrent signal assignment statements assign a logic expression to a signal. The signal is typically available for viewing at all times and thus breakpoints can be set in accordance with when the signals reach a certain value.

25 Sequential statements assign values depending upon the execution flow of the sequence. Sequential statement analysis is typically where the designer needs the greatest aids in debugging the design.

16

09127584-073198

Sequential statements are typically found in VHDL "processes" and in Verilog "always" blocks. Processes or always blocks can be built of an unlimited combination of sequential statements including loops, conditional statements, and alternatives. There are at least two classes of sequential statements: level-sensitive and event-sensitive. Level-sensitive sequential statements only depend on the value of the inputs and can be synthesized to logic networks of combinatorial gates and latches. Event-sensitive sequential statements additionally require sequential logic such as flip-flops.

In one embodiment, level-sensitive RTL source code is instrumented by creating and associating one output signal with each list of synthesizable sequential statements. A list can consist of one or more sequential statements.

In one embodiment, each statement is a list. In an alternative embodiment, each list corresponds to a branch of the RTL source code. A list corresponding to a branch typically comprises a plurality of adjacent sequential statements, but may comprise a single sequential statement. Only one output signal is needed for each list of synthesizable sequential statements in a branch rather than for every sequential statement in the source code. Examples of sequential statements that create branches in the RTL source code are conditional statements such as IF-THEN statements and SELECT-CASE statements.

Figure 3 illustrates one method of modifying RTL source code for level-sensitive code. Generally, a unique local variable is created for each list of adjacent sequential statements in step 310. The level sensitive code instrumentation includes the step of modifying the RTL source code to

17

09:12:54.073198
867E20-49522F60

initialize each of these unique variables to zero at the beginning of the process
being instrumented in step 320. One unique variable assignment statement is
inserted into each list of adjacent sequential statements corresponding to an
executable branch in step 330. The assignment statement sets the unique
5 variable to one. At the end of the process all the unique local variables are
assigned to global signals in step 340. Steps 310 and 320 are more generically
referred to as initialization. Step 330 is referred to as flow instrumentation.
Step 340 is referred to as "gathering."

Figure 4 illustrates non-instrumented VHDL source code. The VHDL
10 source code 400 includes nine sequential statements within the process block.
Eight of these nine statements are non-signal assignment sequential
statements. These eight sequential statements form six statement lists or
executable branches of the code. IF-THEN statement 410 comprises one list.
Signal assignment statement 420 comprises a second list. Statements 430, 440,
15 450 and 490 comprise a third list because they would be executed sequentially
within the same execution path. Statements 460, 470, and 480 form
individual lists.

Figure 5 illustrates one embodiment of the logic 500 resulting from the
synthesis of the RTL source code of Figure 4. This figure may be used for
20 comparison with the gate level design generated from instrumented code
described below.

Figure 6 illustrates the source code of Figure 4 after instrumentation as
described in Figure 3. The added statements are italicized for emphasis. For
example, line 612 has been added to the source code to create six unique local

variables (TRACE1 through TRACE6), one for each of the six identified lists, in accordance with step 310 of Figure 3.

In accordance with step 330 of Figure 3, a trace variable assignment statement has been added adjacent to each of the lists. Referring to Figures 4 and 6, variable assignment statement 630 has been added adjacent to the first list comprising statement 410. Variable assignment statement 632 has been added adjacent to the second list comprising statement 420. Variable assignment statement 634 has been added adjacent to the third list comprising statements 430, 440, 450 and 490. Variable assignment statement 636 has been added adjacent to the fourth list comprising statement 460. Similarly, variable assignment statements 638 and 640 have been added adjacent to the fifth list comprising statement 470 and the sixth list comprising 480, respectively. Each of variable assignment statements 630 through 640 assigns a unique local variable the value of one.

Code portion 620 is added to initialize the unique local variables to zero at the beginning of the process in accordance with step ³²⁰~~310~~ of Figure 3.

Each of the local variables is assigned to a global output signal in accordance with step 340 of Figure 3 by code portion 650. If required by the HDL, the global signals are declared by code portion 610. Similarly, the trace variables are declared by code portion 612.

In one embodiment, the unique local variables can actually be a single array where each "unique variable" or trace variable corresponds to a different position in the array. Similarly, in one embodiment, the additional global signals are described by an array where each of the global signals is represented by a different index of the array.

Coding practices for VHDL generally require variables to be used within the process and a signal assignment at the end of the process to propagate the variable values at the end of the process. In one embodiment, markers such as variable assignment statements are used to track the execution paths. Markers such as variable assignment statements are not typically synthesized into logic indicating the variable values, thus the variable assignment statements are used in conjunction with signal assignment statements in order to produce signals indicating whether various portions of the synthesized code are being executed.

If permitted by the HDL, however, global signal assignments can be used in lieu of local variable assignment statements. This would simplify the process of Figure 3 in that there would be no need to create or initialize local variables. In addition the step of assigning the local variables to global signals could be eliminated because values are assigned directly. The key is ensuring that there is a unique output signal created and associated with each list of sequential statements regardless of the coding practice used to achieve this goal.

Figure 7 illustrates one embodiment of the logic 700 generated through instrumentation. In particular, Figure 7 illustrates the additional gate-level logic added to generate signals SIG_TRACE1 through SIG_TRACE6 from synthesis of the modified source code.

Figure 8 illustrates a Verilog "always" block 800. Figure 9 illustrates the same code after instrumentation in accordance with the process of Figure 3. Due to Verilog syntax requirements, "BEGIN-END" statements were used to

properly group the instrumentation variable with the other statements in each executable path.

Although the code of Figure 8 results in a latch, application of the technique of Figure 3 to the source code of Figure 8 ensures that the instrumentation output signals are the result of combinatorial logic only. Thus the logic for determining which lines of code are active can be purely combinatorial even when the RTL source code is synthesized into latches.

Figure 10 illustrates one embodiment of gate-level logic 1100 generated by synthesis of the instrumented "always" block 900 of Figure 9. The instrumentation signals SIG_TRACE1, SIG_TRACE2, SIG_TRACE3, and SIG_TRACE4 are the result of combinatorial logic only.

Referring to Figure 2, the instrumentation data 238 can be stored in a cross-reference file. In one embodiment, the cross-reference file contains a mapping between original source code line numbers and instrumentation signals. Each time an instrumentation variable (and its associated signal) is added to the source code, all the line numbers of the statements in the list associated with the instrumentation variable are added to the file. This cross-reference file (i.e., instrumentation data 238) can be used by the gate-level simulation environment to convert the designer's breakpoints into actual conditions on instrumentation signals.

A more sophisticated method than that illustrated in Figure 3 is required to instrument RTL source code having references to signal events. Typically such source code is used to describe edge-sensitive devices. References to signal events typically imply flip-flops. A signal event is a

signal transition. Thus any signal computed from a signal transition references a signal event.

Figure 11 illustrates sample VHDL code 1100 with references to a signal event. VHDL code 1100 implements a D-type flip-flop with asynchronous
5 reset. The event in this example is a transition on the clock signal (CLK) as referenced by the term "CLK'EVENT."

In accordance with VHDL specifications signals can have various attributes associated with them. A function attribute executes a named function on the associated signal to return a value. For example, when the
10 simulator executes a statement such as CLK'EVENT, a function call is performed to check this property of the signal CLK. In particular, CLK'EVENT returns a Boolean value signifying a change in value on the signal CLK. Other classes of attributes include value attributes and range attributes.

15 In VHDL code 1100, the signal CLK has a function attribute named "event" associated with it. The predicate CLK'EVENT is true if an event (i.e., signal transition) has occurred on the CLK signal. Assigning a value to a signal (i.e., a signal transaction) qualifies as an event only if the transaction results in a change in value or state for the signal. Thus the predicate
20 CLK'EVENT is true whenever an event has occurred on the signal CLK in the most recent simulation cycle. The predicate "IF (CLK'EVENT and CLK = '1')" is true on the rising edge of the signal CLK.

Depending upon the specifics of the HDL, another function such as RISING_EDGE(CLK) might be used to accomplish the same result without

the use of attributes. The function `RISING_EDGE(CLK)` is still an event even though the term "event" does not appear in the function.

Figure 12 illustrates a method of instrumenting source code having references to signal events. In step 1210, every signal event is sampled using a fast clock. In other words, every signal whose state transition serves as the basis for the determination of another signal is sampled. An instrumentation signal event corresponding to the original signal event is generated in step 1220. Any attributes of the original signal must similarly be reproduced based on the instrumentation signal if the source code uses attributes of the original signal event.

In step 1230, every process that references a signal event is duplicated. In step 1240, each list of sequential statements within the duplicate version of the code is replaced by a unique local variable assignment statement. In step 1250, each time a signal event is referenced in the duplicated version of the code, it is replaced by the sampled signal event computed in step 1210. The modified RTL source code can then be synthesized in step 1260 to generate gate-level logic including the instrumentation output signals.

Figure 13 illustrates application of the method of Figure 12 to the source code of Figure 11. In order to detect signal events properly for instrumentation, the signal events are sampled using a fast clock provided during gate-level simulation (i.e., `FAST_CLK`). `FAST_CLK` has a higher frequency than the `CLK` signal and thus permits detecting transition edges before signals depending upon `CLK` (including `CLK` itself) can.

The only signal event referenced in Figure 11 is a transition in the signal `CLK` indicated by the term `CLK'EVENT`. Thus an instrumentation

version of CLK'EVENT is created by sampling the signal CLK using FAST_CLK. The signal FAST_CLK has a higher frequency than the signal CLK.

Code portion 1310 samples the CLK signal on every rising edge of the
5 signal FAST_CLK to generate a sampled version of the signal CLK named SAMPLED_CLK. The instrumentation version of CLK'EVENT is CLK_EVENT which is generated in code portion 1310 based on SAMPLED_CLK. The instrumentation signal CLK_EVENT (corresponding to CLK'EVENT) is determined by comparison of signals SAMPLED_CLK and
10 CLK. The signal CLK_EVENT is true only when the signal SAMPLED_CLK is not the same as CLK, thus indicating a transition has occurred in the signal CLK.

Although not required for this example, code portion 1310 also illustrates the generation of instrumentation clock signal attributes based on
15 SAMPLED_CLK. For example, the signal CLK'STABLE is the complement of CLK'EVENT. Thus code portion 1310 indicates the instrumentation version of the attribute CLK'STABLE (i.e., CLK_STABLE) computed on the instrumentation clock signal (i.e., SAMPLED_CLK). The signal CLK'LASTVALUE is a function signal attribute that returns the previous
20 value of the signal CLK. The instrumentation version (i.e., CLK_LASTVALUE) of the attribute CLK'LASTVALUE is similarly computed on the instrumentation clock signal, SAMPLED_CLK.

Although CLK_LASTVALUE is the same as the sampled clock signal, SAMPLED_CLK, code 1310 introduces the intermediate signal
25 SAMPLED_CLK for purposes of illustrating sampling of the CLK signal. The

signal CLK_LASTVALUE can be defined in lieu of SAMPLED_CLK in order to eliminate the introduction of an unnecessary intermediate signal SAMPLED_CLK and the subsequent step of assigning CLK_LASTVALUE the value of SAMPLED_CLK.

5 Neither CLK_LASTVALUE nor CLK_STABLE are needed in this example for code portion 1320, however, code portion 1310 serves as an example of how to generate instrumentation versions of signal attributes typically used to describe edge-sensitive devices.

10 Code portion 1320 represents the instrumented duplicate of original code portion 1330. The process of code portion 1330 references the event CLK'EVENT in the IF-ELSIF statement. In code portion 1320, all sequential statements (except the statement referencing an event) have been replaced with unique local variable assignment statements. These statements assign a local variable (i.e., TRACE1, TRACE2) the value "1." Code portion 1320 also
15 includes statements to create and initialize these unique local variables.

20 In accordance with step 1240, every occurrence of a signal event is replaced with the sampled version of that event. Thus, for example, references to CLK'EVENT in code portion 1330 are replaced with references to CLK_EVENT in code portion 1320. Moreover, the process parameter list is modified to include the generated signal CLK_EVENT. Figure 14 illustrates the gate-level logic 1400 resulting from synthesis of the code in Figure 13.

 Figure 15 illustrates Verilog source code 1500 for a D flip-flop with asynchronous reset. Figure 16 illustrates the code 1600 resulting from modifying source code 1500 in accordance with the method of Figure 12.

09127584.073198

One advantage of the instrumentation approach of Figure 12 is that the gates generated by the synthesis tool are the same ones that would be generated if the source code had not been instrumented. The gates generated for the instrumentation logic are not intermingled with the gates generated from the non-instrumented source code. This permits design verification with gate-level logic that does not need to be re-verified after instrumentation verification. Thus the designer can verify the result of synthesis at the gate level while retaining RTL breakpoint feature. In some cases, however, the synthesis tool may not recognize that the same code appears twice. This may incur an additional relatively expensive phase of resource sharing in order to achieve the same performance results as the process illustrated in Figure 3.

One advantage of the instrumentation process of Figure 3 over that of Figure 12, however, is that a synthesis tool can typically analyze the source code to detect obvious resource sharing.

The instrumentation methods of Figures 3 and 12 permit detecting any path that has been taken while a VHDL process or a Verilog "always" block is active. Tracking the activation of each process permits further analysis.

Figure 17 illustrates a method of instrumenting the activation of the processes (or "always" blocks) themselves for subsequent determination of whether the process is active during gate-level simulation .

In step 1710, the sensitivity list of a process is identified. In step 1720, logic is generated to compare the signals in the sensitivity list between consecutive simulation cycles. Subsequently, during gate-level simulation in step 1730, a determination is made as to whether an event has occurred on any of the sensitivity list signals. Each simulation cycle that a signal indicates

a difference (i.e., a signal event has occurred), the process is active as indicated by step 1740. Otherwise, if no events have occurred on any of the sensitivity list signals, the process is inactive as indicated by step 1750.

Figure 18 illustrates the code added to determine if process P1 is active.

5 The added code is italicized. The sensitivity list of process P1 includes signals a, b, and c. In accordance with step 1720 of Figure 17, code section 1810 creates sampled versions of a, b, and c using FAST_CLK as described above. The sampled versions of a, b, and c are SAMPLED_A, SAMPLED_B, and SAMPLED_C, respectively.

10 Code section 1820 determines if an event has occurred on each of the sensitivity list signals. The test "(SAMPLED_A /= A)" is true if an event occurs with respect to signal A. Similarly "(SAMPLED_B /= B)" and "(SAMPLED_C /= C)" indicate whether an event has occurred with respect to signals B and C. Process P1 is active if any one of these tests is true. Thus the
15 variable P1_ACTIVE is generated by combining each of these signal events using the logical OR function in code section 1820. Thus signal P1_ACTIVE indicates whether process P1 is active.

Process instrumentation data can be added to the instrumentation data cross-reference file in order to enhance the source code display. For example,
20 the active process in a given cycle can be highlighted to indicate it is active. This permits the designer to visually see the active processes without having to determine the value of each signal. In one embodiment, the instrumentation data is used to enhance the display of the original RTL source code rather than the source code resulting from instrumentation.

96 FEB 20 4 35 PM '98

The instrumentation techniques presented result in gate level designs providing explicit instrumentation signals to indicate that some specific portion of the source code is active. The number of instrumentation signals tends to increase with the complexity of the system being modeled.

5 Some optimizations may be performed to decrease the number of instrumentation signals. At least one execution path will be active any time a process is activated. As a result, the TRACE1 variable in the examples of Figures 6 and 9 tend to provide no additional information and thus SIG_TRACE1 is somewhat trivial as can be seen from the synthesized logic of
10 Figures 7 and 10. Thus at least one trace variable (and therefore one output signal trace) can typically be eliminated.

In some cases the execution status of each branch of the code can be determined even though every branch is not explicitly instrumented. To verify the execution status of every branch, the instrumentation process need
15 only ensure that each branch is instrumented either explicitly or implicitly through the instrumentation of other branches.

In some instances, the capacity of hardware triggers can be used to eliminate some of the instrumentation by combining several signals into one condition. The number of gates simulated can be reduced by replacing logical
20 AND conditions that appear in the equations of instrumentation signals by simulator-specific triggers.

For example, consider the instrumented CASE statement code fragment 1910 illustrated in Figure 19. For purposes of example, only the trace variable assignment statements are shown for the four possible cases. A
25 synthesis tool will generate four comparisons with the vector "opcode." Each

trace variable is associated with one of the possible values of opcode. Clearly, however, the additional logic is unnecessary because setting a breakpoint on any one of the case conditions corresponds to setting a trigger on the vector for the corresponding value of "opcode."

5 Figure 20 illustrates a method for optimizing the instrumentation process. In particular, an instrumentation signal is selected in step 2010. In step 2020, a determination is made to whether the equation of the current signal can be expressed as a logical AND between a signal and a simplified expression. If so, then the AND gate should be eliminated in step 2030 and
10 the extracted signal can be added to the trigger conditions during simulation in step 2040. If triggers can be activated on zeroes as well as ones, then step 2020 can also determine whether an equation can be simplified as a logical negation of a subexpression and the logical negation of the subexpression can be added to the trigger conditions during simulation in step 2040 where
15 appropriate. Step 2020 would then be applied recursively until the equation cannot be further simplified. This process is then applied to all of the instrumentation signals.

For example, signal TRACE4 is the result of performing a logical AND between opcode(0) and opcode(1). Thus TRACE4 is active only when opcode
20 = "11". In accordance with Figure 20, the AND gate can be removed and the simulator trigger conditions would be changed from TRACE4 = 1 to "OPCODE(0) = 1 AND OPCODE(1) = 1." This process would then be applied recursively to all signals remaining in the trigger condition. Thus if
OPCODE(0) happened to be the result of an AND between two other signals,
25 the AND gate could again be eliminated from the synthesized gate-level

09127584-073198
00127584-073198

design and the trigger conditions could be updated accordingly as long as no other signals used "OPCODE(0)" as an input. If no other logic uses "OPCODE(0)" as an input, then the trigger conditions can be updated to refer to the signals used to generate OPCODE(0) and the gate-level netlist AND gate
5 can safely be eliminated. More generally, any optimization that consists of eliminating gates and other elements by transferring the implementation of the instrumentation logic to the logic analyzer of the target simulator can be performed.

Where permitted by the gate-level simulator, the instrumentation
10 required for detecting activation of a process may similarly be reduced. In particular, greater efficiency may be possible by keeping a list of all the signals in the process sensitivity list and then testing whether events occurred on the signals in the sensitivity list. Further optimization may be made possible by sharing the logic for signals that appear on the sensitivity list of more than
15 one process. The original signal can be sampled once initially. A comparison is made between the initial value and the current value of the signal to generate an event signal indicative of whether an event has occurred on that signal. The event signal can then be used for instrumentation of processes with events and for tracking process activation.

20 Figures 3, 12, and 17 illustrate methods of modifying the original RTL source code for instrumenting processes and level-sensitive and edge-sensitive source code. Trace variables (i.e., instrumentation variables) can be used to track the execution of any path within the source code. Additional output signals are generated from instrumentation variables in order to
25 detect the execution paths of the source code. In the illustrated embodiments,

the instrumentation variables are reset at the beginning of a process and the signals are assigned at the end of the process in order to ensure that all the signals are assigned regardless of which execution path is taken inside the process.

5 In an alternative embodiment, the signals might be directly assigned in the execution path of the process. Typically, this alternative embodiment would force the synthesis tool to generate complicated structures including latches due to the nature of HDLs and simulation rules.

10 The methods of Figures 3, 12, and 17 can be applied to the source code before the source code is synthesized. Thus in one embodiment the steps that modify the RTL source code can be performed before but entirely independently of the synthesis process itself.

15 Figure 21 illustrates an embodiment in which the instrumentation data is generated entirely within the synthesis process. The process of creating output signals associated with synthesizable statements in the source code and then synthesizing the source code into a gate-level design including the output signal can be incorporated into the synthesis tool itself so that modification of the RTL source code is not required.

20 For example, one of the steps performed by a synthesis tool for generation of the gate-level design is parsing the RTL source code. Parsing the RTL source code results in a parser data structure that is subsequently used to generate the gate-level design. Instead of modifying the source code, the synthesis tool can simply set markers inside the parser data structure.

25 Figure 22 illustrates one application of using the instrumentation signals for tracing execution flow using breakpoints. In step 2210, the user sets

09127584-073198
001570-1854260

a breakpoint at a specified line number of the source code. The specified line number is then associated with one of the instrumented lists of statements in step 2220. In step 2230, the instrumentation signal for the associated list is identified as the breakpoint output signal.

5 During the gate-level simulation run, the active lists (identified by transitions in their corresponding instrumentation signals) may be highlighted and displayed for the user as indicated in step 2240. For example, the active lists may be portrayed in a different color than the inactive lists. Alternatively, the active lists may be displayed using blinking characters, for
10 example. The instrumentation data file can be used to associate an instrumentation signal with a list of source code line numbers to be highlighted.

 In response to a 0 to 1 transition in the breakpoint output signal, the simulation can be stopped as indicated in step 2250. Thus through
15 instrumentation the designer has the ability to effectively set breakpoints in the RTL source code which can be acted upon during RTL simulation.

 The methods of instrumentation may be implemented by a processor responding to a series of instructions. In various embodiments, these instructions may be stored in a computer system's memory such as random
20 access memory or read only memory.

 The instructions may be distributed on a nonvolatile storage medium for subsequent access and execution by the processor. Typically the instructions are stored in the storage medium for distribution to a user. The instructions may exist in an application program form or as a file stored in

the storage medium. The instructions are transferred from the nonvolatile storage medium to a computer system for execution by the processor.

In one embodiment, the program or file is installed from the storage medium to the computer system such that the copy of the instructions in the nonvolatile storage medium is not necessary for performing instrumentation. In another embodiment, the program or file is configured such that the original nonvolatile storage medium is required whenever the instructions are executed.

Nonvolatile storage mediums based on magnetic, optical, or semiconductor memory storage principles are readily available. Nonvolatile magnetic storage mediums include floppy disks and magnetic tape, for example. Nonvolatile optical storage mediums include compact discs, digital video disks, etc. Semiconductor-based nonvolatile memories include rewritable flash memory.

Instrumentation allows the designer to perform gate-level simulation of synthesized RTL designs with source-level debugging. In addition, the instrumentation process allows the designer to examine source code coverage during simulation.

In the preceding detailed description, the invention is described with reference to specific exemplary embodiments thereof. Various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.